Abstract In this paper a novel approach to the design of PLLs is presented, which can be used regardless of their Order and Type. The method stems from the fact that high-frequency poles in the loop filter determine filtering properties of the PLL, while zeropole (at the origin) pairs determine its Type and thus the loop control dynamics.
I. INTRODUCTION pHASE LOCKED LOOPS are generally designed by a combination of linear techniques, phase plane plots, rule of thumb and iterative simulations [1] [2] [3] . Some computational tools, intended to automate the process, are also available. In the case of low order PLLs, design methods are easy and well documented, but their extension to higher orders is still a topic of interest among researchers. Being a quite mature topic, it cannot be affirmed that a general method for designing PLLs is available. We can identify some reasons for this unfortunate situation. On one side most designs are based on particular circuit implementations, remarkably Charge Pump topologies. The particularization to circuital parameters quite often buries a more general vision. On the other side there is a widely extended misconception that associates the complexity of the design with the PLL order, leaving aside the Type, i.e. where the poles-zeroes are located. Finally, some parameters used such as damping and natural frequency, which strictly speaking are defined for second order PLLs, are questionable for higher orders and may become meaningless
In this paper we propose an alternative procedure for the design of any kind of PLL, regardless of the their order or type. The method is quite general, while at the same time allows for an intuitive insight into the system operation. To this end, we have kept the number of parameters used to the minimum and worked on their ratios. For a given implementation, such parameters can be mapped onto the corresponding electrical parameters. The design method is based on a general model for PLLs presented by the authors in [4] . Here, we will only concentrate in the practical aspects arising from the model. Since we are assuming a linear, continuous-time model, the validity of the results for sampled PLLs (e.g. Charge Pump) is limited to well know operating ranges [1] This paper has been supported by the DGCYT, Grant DPI2003-08637-C03 II. GENERAL APPROACH In short, a typical design for a PLL begins with the selection of a simple Loop Filter (LF) according to the general requirements of the application, and the implementation constraints. Then, its components are selected to achieve a given specifications in terms of phase noise bandwidth, transient behavior, lock-in range, with a given stability margin. Since this is done for low order PLLs (three at most), and the design space is limited, some kind of trade-off is necessary. Then, if necessary, additional poles and/or zeros are added, increasing the PLL order, to increase the stability margin and/or reduce high frequency phase noise. A paradigm would be a typical Charge Pump PLL of order 3 and type II. With two integrators in the loop, Loop Transfer Function (LTF) has a single zero and three poles, which are calculated to meet the specifications, and by choosing a desired phase margin [5] [6] . Another alternative is to design the Loop Transfer Function as a whole to meet a classical approximation [7] . Either way the addition of extra pole(s) to filter out phase noise, may substantially modify the expected PLL behavior, and thus the design procedure has to be modified [5] .
In contrast, our design procedure starts by only taking care first of the PLL bandwidth, the desired high frequency rolloff, and also the transient behavior. Loop filter can be of any order, but always low-pass with (preferably) 
Where they obviously represents a pole at the origin and a zero at oa. Filter gain at frequencies well beyond the zero is not substantially modified. Every factor of this kind adds an integration to the loop and thus increases the Type in one and <n too with the Order. In the next sections we will see how the Before exploring all the possibilities this scheme gives, and analyzing some particular examples, we will first see how it reflects in the transfer functions describing the PLL. We show in Figure 1 Loop Gain (LG):
Under the conditions described in the previous paragraph, Hj(s) can be always written as in the following way:
Where HN is a constant equal to the independent term of HD(s) such that DC gain is unity. The order of the denominator determines the high frequency roll-off for the noise TF. When the additional pole-zero pair, as in exp. (1) (4) to (6) it is easy to see that low-and highfrequency performance will be similar but some additional peaking, and phase response modifications, can be expected in mid-frequencies due to the increase in the number of poles and zeroes. Figure 2 is an example of such behavior. What it is clear is that the Type of the PLL has increased from I to III, and thus its capability to track different kinds of frequency variations [8, 9] . To which extent this can be done without affecting the remaining characteristics of the PLL will be analyzed in the next sections, in terms of coa(or cob)lKpv ratios.
The generalization of expression (6) Figure 2 shows new LTF for a ratio of 0.1 (dotted), which exhibits a peaking below 1dB. In table IV, second row, we show the evolution of the phase margin as the ratio decreases. These values, peaking and phase margin can be approximated to a very good degree of accuracy by the following empirically obtained relationships:
PMtPM-60 *a (9) 
Bessel approximation denominator coefficients in (12) would be {15,15,6,1}, and 03dB=1.75Kpv. There are a number of non standard options for the coefficients that also render a monotonic low-pass response: {16,16,8,1}, {20,20,9,1} and {25,25,10,1}. Modifications of equations (13) and (14) are straightforward. A better estimation for 3dB bandwidth would be in these latter cases O)3dB 1-6KPV.
The extension of the above design to Type II (4th order) and type III (5th order), can be done by introducing oa and 0bk A similar analysis as the one shown for the Type n-Order n+l, shows that expressions (9) to (11) are still good approximations for peaking values and PM (Note that PM, is now 610 for the Butterworth approximation, and factor 9 in expression (10) should be 10 instead). It goes without saying that the case of Type n, Order n is much simpler than the other two developed here an is not included for the sake of brevity.
IV. SIMULATION RESULTS A Simulink model, which allows for an evaluation of the PLL for any Order and Type, has been implemented. Phase Detector is modeled as a perfect analog multiplier, while VCO is assumed ideal. We will proceed by first designing for a Type I PLLs (regardless of the order) and then appraise how it is affected when "upgraded" to Type II and Type III.
We will begin with the design and analysis of a Type nOrder n+I PLL, which exhibits a -12dB/oct roll-off at high frequencies. Type I is thus of 2nd order and we have chosen for it the parameters shown in Table V Figure 3 . In the middle curve, we can see that the PLL remains always locked, as predicted for a Type II, exhibiting a zero phase error while input frequency is constant, but with a DC phase error for linear frequency variations (velocity error).
It is really noteworthy how close Figure 3 and 4 are, the main difference being the lower ripple in signals in Figure  4 , as a consequence of the additional -6dB/octave in the phase transfer function. This supports the affirmation in [1] that Type characterizes a PLL more than Order. We note that in this class of PLL, we are dealing with a Type 111-5th order PLL, which has been found to be stable.. Note that 5th order PLLs are extremely rare to find [15] . With this method, its design is readily accomplished V. SUMMARY AND CONCLUSION According to the analysis presented in this paper, a design flow for a PLL would be as follows. 1) Start with a Type I PLL where the order should be chosen to achieve the desired high frequency roll-off. 2) LTF, which does not include zeroes, can be approximated by a monotonic response (Bessel, Butterworth,..) where Kpv should be chosen so that desired bandwidth, 03dB is around 1.5 to 2 times Kpv. High frequency pole(s) are then determined from Kpv and Phase Margin (PM,) is determined too.
3) Add pole-zero pair(s) to LF as needed to achieve Type II or Type III operation. Zero positions, oa and wb, have to be such that oa(= ob)1Kpv << 1. PM drops, and peaking raises approximately, according to expressions (9) and (11) .
In the lower curve, type III, it is apparent how mean phase error tends to vanish after each transient, regardless whether input signal has constant frequency or it is a ramp. Analysis of the transients shows an increase in the overshoot with the order. This is to be expected since ratios Kpvloa, KpVIO0b are only five, leading to appreciable peaking in the LTF.
A similar analysis has been carried out with PLLs of Type n-Order n+2 where phase noise is filtered at a rate of -18 dB/octave. To make the comparison with the previous case fair, we have also started with a Butterworth response for the Type I, which is now of third order. Kp and KV are as in Figure 4 . 
